Overview

The Ceres board provides a ready-made development platform for Digilent C-Mod boards. It contains a 40-pin DIP socket to hold C-Mods, and a collection of useful I/O devices connected to the socket pins. The Ceres/C-Mod board combination makes an ideal platform for students or engineers who want to experiment with modern design technologies and/or Xilinx CPLD devices. The Ceres board can operate from a wall-plug power supply (included), or up to 40 hours on two AA batteries. Ceres features include:

- An user-settable oscillator (0.5Hz - 4KHz);
- 4-digit, high-bright seven-segment display;
- 4 debounced buttons and 8 slide switches;
- 8 LEDs in three different colors (red, green, and yellow);
- 40-pin Dip format receptacle for use with the C-Mod line of boards;
- 40-pin expansion connector capability.
- Attached C-Mod boards can be programmed with JTAG3 cable.

The Ceres/C-Mod board makes an excellent platform for introducing programmable technologies in instructional lab settings. The C-mod boards can host a wide range of designs, from simple logic circuits to complex state machines. The CPLDs use non-volatile configuration memory, so designs can be completed outside the lab and brought in for evaluation. The Ceres/C-mod combination is fully compatible with all versions of the Xilinx CAD tools, including the free WebPack tools available at the Xilinx website. When purchased in combination, the Ceres/C-Mod ships with a programming cable and a power source, so designs can be implemented immediately without the need for any additional hardware.

Functional description

The Ceres board provides a power supply and collections of I/O devices that can be used by C-Mod boards. Ceres boards can host different C-Mod boards, so designs can easily be retargeted to different CPLD devices for experimentation. Current C-Mod boards include the C-Mod 95 (XC9572XL), the C-Mod C2 (XC2C64), and the C-Mod XCR (XCR3064XL).

The Ceres board can be powered from a wall-plug power supply or from a 2AA battery pack. A 40-pin expansion connector makes all DIP connector signals available to external circuits.

Ceres/C-Mod JTAG Configuration

C-Mod boards contain a JTAG port for programming, but the Ceres board does not. The C-Mod JTAG port consists of a pattern of six offset holes that are not normally loaded with header pins. A row of 6 unattached header pins can be inserted into the end of a JTAG3 cable, and the other side of the header can be inserted into the offset hole patterns.
Once the C-Mod board is connected to the PC via the JTAG cable, the configuration software will automatically detect the CPLD. For more information, see the “Configuration” section of the C-Mod reference manual.

Oscillator

The Ceres board provides an user-adjustable oscillator that can produce a clock signal in the 0.5 to 4KHz range. The oscillator circuit uses an auto-feedback Schmidt-trigger inverter, with a variable resistor and fixed 4.7uF capacitor in the feedback path. The variable resistor is a 15-turn precision potentiometer that can be adjusted from 0 to 500K ohms, providing an RC time constant that varies by several orders of magnitude. This clock source provides an adequate frequency range for experiments that run from “human time” (i.e., less than 1 Hz) to the audio range. The oscillator output drives the CLK0 input of the CPLD via a second Schmidt trigger.

Power Supplies

The CERES board can be powered from any wall-plug transformer that uses a 2.1mm center-positive jack, and that produces at least 100mA in the 5VDC to 9VDC range. The board can also be powered from a secondary power connector that bypasses the onboard regulator. This 2-pin header can accommodate a 2AA battery pack or any other power source that outputs at least 100mA at 2.5VDC to 4.0VDC (if a supply of more than 4VDC is applied to the secondary connector, the C-Mod will be permanently damaged). During operation, the board consumes less than 80mA with all LEDs and LED segments illuminated.

Continuous LEDs

Eight individual LEDs are provided for circuit outputs. The LED cathodes are tied to Vdd via 240-ohm resistors, and the LED cathodes are driven directly from the C-Mod board.

Button Inputs

The Ceres contains four normally open pushbuttons. Button outputs are pulled to Vdd by a 47K resistor. When the button is pressed, the output is connected to GND via a 4.7K resistor. This results in a logic signal that is low (1/10th of Vdd) only while the button is actively pressed, and high at all other times. The buttons are debounced with an RC filter and Schmidt-trigger inverter as shown in the figure below. This circuit creates a logic high signal when the button is pressed. The debounce circuit provides ESD protection and creates a signal with clean edges, so the BTN# signals can be used as clock signals if desired.

Slide Switches

Eight slide switches are provided for circuit inputs. The slide switches use a 4.7Kohm series resistor for nominal input protection.
Seven Segment LED display

The Ceres board contains a 4-digit common anode seven-segment LED display. The display is multiplexed, which means only seven cathode signals exist to drive all 28 segments in the display. Four digit-enable signals drive the common anodes, and these signals determine which digit the cathode signals illuminate.

Anodes are connected via transistors for greater current

Cathodes are connected to Xilinx device via 100 Ω resistors

This connection scheme creates a multiplexed display, where driving the anode signals and corresponding cathode patterns of each digit in a repeating, continuous succession can create the appearance of a 4-digit display. Each of the four digits will appear bright and continuously illuminated if the digit enable signals are driven low once every 1 to 16ms (for a refresh frequency of 1KHz to 60Hz). For example, in a 60Hz refresh scheme, each digit would be illuminated for ¼ of the refresh cycle, or 4ms. The controller must assure that the correct cathode pattern is present when the corresponding anode signal is driven.

To illustrate the process, if AN0 is driven low while CB and CC are driven low, then a “1” will be displayed in digit position 0. Then, if AN1 is driven low while CA, CB and CC are driven low, a “7” will be displayed in digit position 1. If AN0 and CB, CC are driven low for 4 ms, and then AN1 and CA, CB, CC are driven low for 4 ms in an endless succession, the display will show “71” in the rightmost two digits.
Expansion connector

An expansion connector labeled J1 is included on the edge of the Ceres board to allow designs to be expanded beyond the board. No connector is loaded during manufacturing to allow greater flexibility (so that wire-wrap pins can be loaded, or a male or female connector). All available CPLD signals are routed to the connector, including signals that drive on-board devices. Where feasible, on-board devices are decoupled from the CPLD with series resistors so that all pins may be used as inputs or outputs by the expansion connector. VCC and GND are also routed to the connector so that attached devices can draw power from the Ceres board. Table 1 shows the signals routed to the expansion connector.

40 Pin DIP Socket

The Ceres Board is designed to accept any one of several C-Mod boards. C-Mods can easily be inserted into or removed from the 40 pin DIP socket. To add or change a C-Mod board, power off the Ceres (disconnect the power supply), remove an existing C-Mod board if needed, and press the new C-Mod into the DIP socket, ensuring that Pin 1 on the C-Mod is aligned with Pin 1 on the socket. Table 2 shows the signals routed to the 40-pin DIP socket.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CA</td>
<td>11</td>
<td>CG</td>
<td>21</td>
<td>GND</td>
<td>31</td>
<td>LED6</td>
</tr>
<tr>
<td>2</td>
<td>CB</td>
<td>12</td>
<td>AN3</td>
<td>22</td>
<td>SW6</td>
<td>32</td>
<td>LED5</td>
</tr>
<tr>
<td>3</td>
<td>CD</td>
<td>13</td>
<td>AN2</td>
<td>23</td>
<td>SW5</td>
<td>33</td>
<td>BTN0</td>
</tr>
<tr>
<td>4</td>
<td>NC</td>
<td>14</td>
<td>AN1</td>
<td>24</td>
<td>SW4</td>
<td>34</td>
<td>BTN1</td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
<td>15</td>
<td>AN0</td>
<td>25</td>
<td>SW3</td>
<td>35</td>
<td>MCLK</td>
</tr>
<tr>
<td>6</td>
<td>NC</td>
<td>16</td>
<td>SW7</td>
<td>26</td>
<td>SW2</td>
<td>36</td>
<td>LED4</td>
</tr>
<tr>
<td>7</td>
<td>NC</td>
<td>17</td>
<td>DP</td>
<td>27</td>
<td>SW1</td>
<td>37</td>
<td>LED3</td>
</tr>
<tr>
<td>8</td>
<td>NC</td>
<td>18</td>
<td>BTN3</td>
<td>28</td>
<td>BTN2</td>
<td>38</td>
<td>LED2</td>
</tr>
<tr>
<td>9</td>
<td>CE</td>
<td>19</td>
<td>NC</td>
<td>29</td>
<td>SW0</td>
<td>39</td>
<td>LED1</td>
</tr>
<tr>
<td>10</td>
<td>CF</td>
<td>20</td>
<td>VCC</td>
<td>30</td>
<td>LED7</td>
<td>40</td>
<td>LED0</td>
</tr>
</tbody>
</table>

Figure 9. Sseg cathode signals for digits

<table>
<thead>
<tr>
<th>Digit Shown</th>
<th>Cathode Signals a b c d e f g</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 0 0 0 0 1</td>
</tr>
<tr>
<td>1</td>
<td>1 0 0 1 1 1 1</td>
</tr>
<tr>
<td>2</td>
<td>0 0 1 0 0 1 0</td>
</tr>
<tr>
<td>3</td>
<td>0 0 0 0 0 1 1 0</td>
</tr>
<tr>
<td>4</td>
<td>1 0 0 1 1 0 0</td>
</tr>
<tr>
<td>5</td>
<td>0 1 0 0 1 0 0</td>
</tr>
<tr>
<td>6</td>
<td>0 1 0 0 0 0 0 0</td>
</tr>
<tr>
<td>7</td>
<td>0 0 0 1 1 1 1 1</td>
</tr>
<tr>
<td>8</td>
<td>0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>9</td>
<td>0 0 0 1 1 0 0</td>
</tr>
</tbody>
</table>